The last decade has seen the integration of audio, video, and 3D graphics into traditional workloads as well as the emergence of new workloads dominated by the processing of data representing such information. Initially, these emerging workloads were supported by dedicated, application-specific integrated circuits and digital signal processors. To avoid the added cost and complexity of these dedicated hardware solutions, microprocessor vendors have extended their architectures with instructions targeting multimedia applications. Despite general agreement on the direction of evolving workloads, there is little agreement on the nature of the architectural changes that should be made to support them. The focus of this work is to survey existing multimedia instruction sets and examine how their functionality maps to a set of computationally important kernels extracted from the previously developed Berkeley Multimedia Workload. q 2005 Published by Elsevier B.V.
Introduction
The data paths of general purpose microprocessors are 32 or 64-bits wide, while multimedia applications operate on data that is typically 8 (video, imaging) or 16 (audio) bits wide. This mismatch means that only a fraction of the data path and functional units are actually utilized. Multimedia extensions recognize that by partitioning functional units (for example by simply blocking carry bits, in the case of an adder), processing resources can be utilized more efficiently. Partitioned arithmetic, subword parallelism, and single instruction multiple data (SIMD) processing are all used as synonyms for this method of performing parallel operations on lower-precision data packed into wordoriented datapaths (although the term 'SIMD' has other meanings as well).
The remainder of this paper is organized as follows: Section 2 gives a brief background on the historical and architectural motivations behind each vendor's multimedia instruction set, while Section 3 compares the instruction set design in detail (first comparing integer, then floating point and finally data type independent functionality). Section 4 surveys the available methods for programming with multimedia instruction sets. Our analysis is summarized in Section 5.
Background
All major microprocessor vendors have defined multimedia instruction set extensions for their architectures (Table 1 ). There are large differences in the degree and type of support which the various multimedia extensions offer. In this section we present an overview of the available multimedia instruction sets in the order of their introduction, as well as providing background on design goals and considerations where possible. The date of initial product release is noted in parentheses by the heading for each extension.
Hewlett Packard MAX-1 (1994)
Hewlett Packard's MAX-1 for speeding partitioned integer operations was the first multimedia extension. It allowed for the implementation of a totally software MPEG-1 (352!240 or SIF resolution) decoder on the low end HP712 workstation (PA-7100LC CPU running at 80 MHz). Originally, a scalar high level language implementation of MPEG decoding took 2 s (0.5 frames per second) on a 50 MHz HP720 workstation for video only (no audio). The algorithms and software were then optimized (without any multimedia instructions), realizing 4-5 fps. At that time, multimedia enhancements to the forth coming PA-7100LC processor were considered. Since it was already deep in the implementation phase, a requirement was that any chip enhancements that were added should not adversely impact its design schedule, complexity, cycle time or chip area [26] . Rather than add special purpose MPEG circuitry to the processor, the same design principles were used as when selecting instructions for the original PA-RISC architecture. This involved finding the most frequent operations, breaking them down into simple primitives, and accelerating their execution [25] . The changes that were implemented allowed for the decoding of MPEG audio and SIF video simultaneously at up to 30 fps.
Sun VIS (1995)
Sun's partitioned integer Visual Instruction Set (VIS) was first implemented in hardware on the UltraSPARC I processor, with all successive processors (UltraSPARC II, UltraSPARC IIi, UltraSPARC III) also supporting the instructions included in this extension. The primary motivation behind the creation of the VIS extension was to create a standard platform for multimedia applications such as 3D visualization and MPEG-1/MPEG-2 coding on future SPARC systems. Prior to the VIS extension, multimedia applications required specialized graphics hardware. By implementing VIS on the processor, overall system cost is lowered and valuable expansion slots are freed. Unlike a cost conscious multimedia processor or ASIC, VIS is able to take advantage of aggressive upgrades in frequency due to cutting edge technology and process improvements in the processor. VIS instructions were defined by examining a variety of graphics and multimedia algorithms. Any potential instruction had to execute in a single cycle or be easily pipelined, be applicable to several algorithms and not affect the cycle time of the processor [48] .
Hewlett packard MAX-2 (1995)
Hewlett Packard further enhanced its PA-RISC processor multimedia capabilities with PA-RISC 2.0 (of which the partitioned integer MAX-2 extension is a subset), first implemented in the PA-8000 processor. In MAX-2 two approaches were used for multiplication depending on the media stream being processed. For audio and 3D graphics transformations, the full power and versatility of the floating point multiply-accumulate functional units are proffered. In lower precision applications that are typified by multiplications by constants, multiplications are accomplished through a series of compound packed shift and add instructions [29] .
An integer multiplier takes three to four times the area of an integer adder, three times the latency and produces a result that is longer than each operand [30] . Using the floating-point FMAC (multiply-accumulate) units saved considerable die area. This was determined to outweigh the relatively minor disadvantage of using the same generalpurpose integer registers normally used for addresses The register file used by multimedia instructions may be shared with existing integer (Integer) or floating point (FP) registers, or be separate, with a geometry of N registers each with a width of W bits (NxWb). *Note that 68 of the 144 SSE2 instructions are 128-bit wide versions of 64-bit wide MMX/SSE integer instructions.
and loop counter variables for packed data. Architectures which utilize a separate register file or reuse floating point registers for SIMD operations are able to maintain a greater number of pointers and scalar integer variables in the integer register file without spilling to memory. In addition, pipeline complexity was reduced by not having a true integer multiply since it is a multicycle operation, while all other existing integer instructions are single cycle [28] . For applications such as MPEG decoding, video can be processed in the integer registers by MAX-2 instructions while audio is manipulated in parallel in floating point.
MIPS MDMX (1996)
MIPS' MDMX is a partitioned integer instruction set which shares 32 64-bit registers with the floating point register file, but has an architecture centered around a special purpose 192-bit accumulator register. Many of MDMX's arithmetic operations can either explicitly specify a destination register or implicitly accumulate into the accumulator. The partitioning of the accumulator is determined by the format of the elements being accumulated and is set according to the particular instruction executed. When accumulating packed unsigned bytes, the accumulator is partitioned into eight 24-bit unsigned slices. Packed 16-bit operations cause the accumulator to be split into four 48-bit sections. This way multiple accumulations can occur without overflow, although the burden of remembering the current accumulator format is left to the programmer [34] . MIPS Technologies Inc. no longer manufactures its own processor designs. Instead, it licenses its intellectual property (core designs) to other companies interested in manufacturing MIPS designs for their own products. Broadcom licensed the MIPS 5Kf processor core (employs the MIPS64 ISA, a superset of MIPS-V) as well as the MDMX and MIPS-3D extensions for use in its SiByte processors [7] .
MIPS MIPS-V/MIPS-64 (1996)
The MIPS64 instruction set (previously known as MIPS-V) is a superset of all previous MIPS instruction sets (MIPS-I through MIPS-IV), adding a paired single precision floating point data type. Target applications include 3D geometry processing for VRML and other OpenGL applications. The first chips to implement the MIPS64 instruction set were the MIPS 5 and 20 K cores [35] . Several companies have already licensed these 64-bit cores from MIPS Technologies, Inc. for use in their own products. It has been estimated that the MIPS64 SIMD extension represents 6-8% of the total floating point die area on the 20 K core [47] .
Intel MMX (1997)
Intel's MMX partitioned integer multimedia extension was first implemented in the P55 Pentium processor (AMD licensed MMX from Intel for their K6 processor around the same time). The design of MMX had as its first priority to substantially improve the performance of multimedia, communications and emerging Internet applications. The applications studied included MPEG-1 and MPEG-2 video, music synthesis, speech compression, speech recognition, image processing, 3D graphics in games, video conferencing, modems and audio. These were collected from a variety of sources and analyzed with profiling tools to determine the characteristics of their critical code sequences. An important design criterion was that processors implementing MMX be able to run existing operating systems without modification. This meant that no new architectural state could be introduced (no new registers or exceptions). MMX technology was mapped onto the existing floating point architecture and registers [33] . Sharing the x87 floating point register space meant that both multimedia and floating point instructions could not be used concurrently. In addition, to return the x87 FP stack to a sane state after MMX operations, an EMMS (empty multimedia state) instruction must be used. The EMMS instruction had very high latency in early implementations, but current processors have improved upon this significantly.
DEC MVI (1997)
The DEC Alpha 21164PC processor was the first DEC processor to incorporate the partitioned integer Motion Video Instructions (MVI) multimedia extension. (Note that DEC is now a part of Compaq corporation which is now part of Hewlett-Packard; we use the now obsolete name 'DEC' for historical consistency.) All DEC Alpha processors released after the 21164PC (21264/21264A/21364) include the MVI instructions as well. The target applications during design were H.261 and H.263 teleconferencing at 30 fps, as well as DVD video playback at 30 fps with stereo audio [8] . The goal of Alpha MVI was to enable software video encoders that would produce quality comparable to hardware encoders. DEC architects did not choose to implement a broader repertoire of multimedia instructions because they reasoned that available memory bandwidth limitations minimize the overall benefit of multimedia instructions. They point out that extensions such as MMX essentially try to fix some of the x86 legacy architecture deficiencies which are not present on Alpha, such as a severely limited number of registers and poor floating point organization [40] .
Cyrix extended MMX (1997)
Like AMD, Cyrix also licensed MMX from Intel for use in Cyrix's 6!86 MX and later processors. (Cyrix is now part of Via Corporation; for historical consistency, we use the name 'Cyrix.') They also extended MMX with a set of instructions which attempt to help alleviate the register pressure issues caused by the x86 destructive operand format (one operand register must also act as the destination register). This is accomplished by introducing the concept of implied registers. For a given first source register, an implied destination register is defined, effectively creating a three operand format. Besides augmenting basic MMX register utilization, packed average, sum of absolute differences, conditional moves and a 16-bit rounded multiplication operation were also added [11] .
AMD 3DNow! (1998)
For the K6-2 processor, AMD took an independent role by defining its own 3DNow! extension, which utilizes the same registers and basic instruction formats as MMX, but adds a partitioned floating point data type. This allows for two parallel single precision floating point operations to be computed in parallel. During their initial analysis of floating point multimedia codes, the architects of 3DNow! found two compelling possibilities in the design space. The first, being a floating point extension to MMX, was the path actually taken. The other was a full set of independent instructions as in Motorola's AltiVec (e.g. a large number of wide registers, four operand instruction format). They found that anything in between these two solutions would require significantly greater hardware area or complexity without a corresponding performance benefit [37] .
Intel SSE (1999)
Intel's follow up to MMX, the Internet Streaming SIMD Extension (SSE), is primarily a partitioned floating point extension which addresses 3D geometry calculations, software rendering, video encoding/decoding, and speech recognition. It also incorporates feedback on MMX from software vendors in the form of new packed integer instructions. Unlike MMX, the floating point side of SSE does add new architectural state to the Intel architecture. This reduced implementation complexity and eased programming model issues, as well as allowing for SSE and MMX or x87 (normal floating point capabilities) to be used concurrently. The operating system support issue was avoided by having operating system vendors update their software well in advance of the release of SSE.
The Pentium III processor is the first from Intel to offer an implementation of SSE. Implementing a data path greater than 128-bits was not viewed as a reasonable option when balancing cost against potential benefits when first implementing the extensions during the design of the Pentium III chip. Pentium II floating point busses and registers were already 80-bits wide due to the way x87 floating point is implemented. 128-bits was seen as a marginal increase, whereas 256-bits, for example, would have a much larger impact. A 256-bit wide implementation would require doubling the width of existing floating point execution units as well as proportional increase in memory bandwidth needed to feed them. Finally, since the primary focus of the SSE extension was 3D geometry processing, greater than four wide single precision operations were felt to offer diminishing returns as most 3D geometry operations work with 4!4 matrices. In addition, geometry primitives such as the triangular strips that sophisticated 3D objects are composed of tend to be fairly short in current applications (on the order of 20 vertices per strip), limiting the potential benefit of longer vectors.
A 64-bit wide packed floating point implementation was also considered (as in AMD's competing and earlier to market 3DNow!). The AMD approach was not used because the x86 architecture has 3-bit register specifiers (i.e. a maximum of eight registers), thus implementing eight 128-bit wide registers (8!128 bitsZ1024 bits) effectively doubles the register space in comparison to a 64-bit wide register file (8!64 bitsZ512 bits). Despite the 128-bit wide register file width defined by the SSE instruction set architecture, the Pentium III SSE execution units are actually 64-bits (two single precision floating point elements) wide in hardware. The instruction decoder translates 4-wide (128-bit) SSE instructions into pairs of 2-wide (64-bit) internal micro-ops. Implementing the 128-bit SSE instruction set on a 64-bit datapath in this way limited the necessary changes to the instruction decoder, and allowed for the utilization of existing and new execution units [46] .
Motorola AltiVec (1999)
Motorola's AltiVec is an integral part of the Motorola 7400 (G4) processor, which extended the PowerPC architecture through the addition of a 128-bit wide vector (both partitioned integer and floating point) execution unit. Unlike many other extensions, which have supported media processing by leveraging existing functionality from the integer or floating point data paths, AltiVec devotes a significant portion of the chip area to the new features and emphasizes the growing role of multimedia [13] . AltiVec is a 128-bit wide extension with its own dedicated register file and four pipelined execution subunits. The target applications for AltiVec included IP telephony gateways, multichannel modems, speech processing systems, echo cancelers, image and video processing systems, scientific array processing systems, as well as network infrastructure such as Internet routers and virtual private network servers. In addition to accelerating next-generation applications, AltiVec can also accelerate many time-consuming traditional computing and embedded processing operations such as memory copies, string compares and page clears. Compared to other vendors, Motorola has targeted a much more general set of applications than just multimedia [12] .
MIPS MIPS-3D (1999)
MIPS-3D consists of application-specific extensions (ASEs) which are intended to be separate, optional add-ons to the base MIPS-V instruction set [32] . MIPS-3D consists of partitioned floating point instructions targeting 3D geometry processing, and is included on the MIPS64 20 K processor as well as Broadcom's SiByte series [7, 35] . It accounts for 3% of the floating point die area of the MIPS 20 K core; the floating point silicon represents less than 15% of the total processor die area.
AMD enhanced 3DNow! (1999)
AMD introduced Enhanced 3DNow! which extended 3DNow! and MMX, in their Athlon (previously known as the K7) processor by adding partitioned floating point and integer operations to make 3DNow! functionally equivalent to Intel's SSE extension. The added integer instructions are opcode equivalent to those included in Intel's SSE.
Intel SSE2 (2000)
Intel's SSE2 extension is included in the Pentium IV microprocessor. It extends the existing set of partitioned integer MMX operations to 128-bits wide with the addition of 68 new instructions which utilize the same set of eight 128-bit wide registers (XMM0-XMM7) introduced with the original SSE extension. A packed double precision data type is also added, targeted at applications other than multimedia such as scientific and engineering workloads, as well as advanced 3D geometry used in raytracing [19] [20] [21] . No new architectural state is added with Intel's SSE2.
Intel SSE3 (2004)
Intel's SSE3 extension (also known as Prescott New Instructions) is included in the Prescott Pentium IV microprocessor [22] . The primary addition is a set of 'horizontal' floating-point instructions (operations between vector elements from the same vector) to complement the 'vertical' instructions (operations between the corresponding vector elements of two source vectors) supplied by SSE2. No new architectural state is added with Intel's SSE3.
Comparison
In this section we review the functional architecture of each instruction set by describing the principles of operation of each. In discussing the functionality present in multimedia instruction sets, we will draw on the computational kernels extracted from the Berkeley Multimedia workload to demonstrate how well (or how poorly) a given functionality maps to a real multimedia workload based on our study of it in [44] . The Berkeley multimedia workload consists of a wide range of open source audio, speech, imaging, document, video and 3D graphics applications along with representative and realistic data sets. [42] discusses the design and characterization of this workload in detail.
Integer
All of the multimedia extensions support integer operations, although the types and widths of available operations varies greatly. In our discussion, N-bit unsigned integer values are denoted U(a.b), where a indicates the number of significant bits to the left of the binary point, and b the number of bits to the right. Signed two's complement format is denoted S(a.b), where aZNKbK1 and b is the number bits to the right of the binary point. A full discussion of this notation can be found in [43] .
Saturation and overflow
Traditional integer operations deal with overflow in a modulo fashion as exceeding the maximum or minimum representable range leads to a result in which only the lower N-bits of the intermediate result are retained and placed in an N-bit wide result register. This behavior is undesirable in many multimedia applications, where a better approach is to saturate positive overflow to the largest representable value or negative overflow to the largest negative value. This is because we are operating on media (often visual) data types, so we would like to be able to add two values and have the result not be obviously erroneous to our senses; for audio, for example, clipping is clearly preferable to wrap-around. The difference between the two types of overflow can be seen in the example of adding images with modulo and saturating addition shown in Fig. 1 , demonstrating that a much more aesthetically palatable result is achieved with saturating arithmetic.
A second reason for employing saturating arithmetic is to have a mechanism to efficiently deal with multiple possible overflow situations in packed values. The main obstacle to exploiting data parallelism is data dependent instruction flow. There are five possible methods for dealing with overflow [25] :
1. ignore it (modulo or wrap-around arithmetic) 2. trap 3. set a shared overflow flag 4. set an individual overflow flag for each element 5. clip the result to the desired range (saturation or clamping arithmetic)
If the overflow in each packed value had to be handled separately, the performance gain of parallel arithmetic would be negated [29] . This is especially true for the shared flag and trap solutions since the operation would have to be repeated and tested serially to determine which element operation overflowed. The only added cost of saturation is that unlike the modulo addition of 2's complement numbers, saturation requires separate operations for signed and unsigned values.
A good example of where saturating arithmetic is useful is in the add_block( )kernel taken from MPEG video decoding. Adding two blocks is an integral part of the block reconstruction step of motion compensation (Algorithm 1).
As can be seen, the high level language version of the code uses a lookup table to clamp the result of the addition. A SIMD version of the code with saturating addition does not require this additional overhead. An added advantage is that in the case of a 64-bit SIMD implementation, eight values can be loaded simultaneously and operated on simultaneously, further reducing memory overhead. Table 2 lists the data types supported for addition and subtraction operations on the architectures we have examined. Motorola's AltiVec includes a saturating 32-bit operation, but it is not clear how necessary this is, since the dynamic range of 32-bit numbers is great enough to avoid overflow for the 8-and 16-bit data types used in multimedia. Motorola's AltiVec also has a flag which is set whenever saturation has occurred. This can be useful in code which utilizes block floating point so that the appropriate scaling can be done when needed. (Block floating point is a scaling technique in which a single exponent is used for all the integer data in a block of data. It has the advantage of being less expensive in terms of hardware than floating point, as well as faster, but is only appropriate where data values are clustered together.) None of the other architectures implement this feature. It is odd that Sun's VIS, which is likely the most imaging focused of all the extensions does not have saturating operations, except during packing; this operation will be discussed later. Saturating arithmetic is of lesser importance with the MIPS extensions due to the 192-bit wide accumulator used for storing the result of integer operations.
Addition and subtraction
Only DEC's MVI extension does not include any partitioned addition or subtraction operations, instead requiring either that intermediate calculations be done in wide enough precision to guarantee that overflow will not U8,U16,S8, S16 -U16,S16 U8,U16,S8,-S16 S16 U8,U16,U32, S8,S16,S32 -Average U8,U16 U8 -S16 U8,U16 -U8,U16,U32, S8,S16,S32 -Min/Max U8,S16 S16 U8,S16 -U5,S16 U8,S16 U8,U16,U32,-S8,S16,S32 -Un indicates n-bit unsigned integer packed elements, Sn symbolizes n-bit signed integer packed elements, while values without a prefix, n, indicate operations which work for either signed or unsigned values. Average operations arithmetically average the corresponding elements in two partitioned input registers, while min/max output the minimum or maximum values of the corresponding elements in two partitioned input registers, respectively.
occur, or that max/min operations be used to clamp values appropriately to simulate saturation. An example of synthesizing a partitioned saturating unsigned add with this instruction set is shown in Algorithm 2. A 1's complement operation (eqv instruction) is used because the 1's complement of a number is the largest number that can be added to the original number without causing positive overflow to occur. By using the min instruction to get the smaller of either the second operand or 1's complement of the first addition operand it is possible to produce a clamped result.
Sum of absolute differences
One of the few operations that DEC did include in its MVI extension is an instruction to calculate the sum of absolute differences between unsigned packed bytes. Intel's MMX, although a much richer set of instructions, did not include this operation (it was included in the AMD, Cyrix and Intel extensions to MMX which came later). Sun's VIS also includes a sum of absolute differences instruction. DEC architects found that this operation provides the most computational benefit of all multimedia extension operations [40] . We found this to be true as well, since a SAD operation works with 8x parallelism on a 64-bit architecture, and replaces a significant amount of scalar code (Algorithm 3). Most kernels are not able to perform computations with an 8-bit wide data type. It was found that on the Alpha architecture without multimedia extensions, motion estimation (dominated by computing sums of absolute differences) consumes 70% of the time spent encoding MPEG video. This code is found in the block_ match( )kernel, and is centered around the loop listed in Algorithm 3 from MPEG-2 video encoding.
On 64-bit wide data paths, the central portion of this code can be replaced by two sum of absolute difference (SAD) instructions operating on packed bytes. Although this code is the primary computational aspect of this kernel, MPEG-2 encoding offers three other varieties of block matching involving half-pixel interpolation. Interpolation is done by averaging a set of pixel values with pixels offset by one horizontally, vertically or both. The original MPEG-2 code first performs the interpolation, and then computes the sum of absolute differences on the result. An instruction set such as MVI has no way to perform packed averaging, but it can trade some precision for speed. A similar interpolation operation can be done more efficiently (but not identically) on SIMD architectures with a SAD instruction by averaging the result of several SAD operations.
Multiplication
SIMD or partitioned multiplication, involves the multiplication of corresponding packed elements. Partitioned multiplication instructions demonstrate the greatest differences among the arithmetic operations available in the multimedia extensions. Compared to implementing packed addition or subtraction, multiplication is significantly more costly in terms of die area (3-4 times that of an integer adder) and latency (3 times that of an integer adder). Semantically, multiplication is difficult to deal with on SIMD architectures because the result of a multiply is longer than either operand [30] . Latency is of primary concern for those architectures implementing multimedia extensions on the integer data path. DEC's MVI and Hewlett Packard's MAX-1 and MAX-2 are the only extensions in this category, and it is unsurprising that neither have implemented partitioned multiplication.
The length of the result of a multiplication operation is greater than the length of its operands. On a SIMD architecture, a register typically contains the greatest number of packed values that will fit for a given precision. Because of this it is necessary to deal with this expansion property of multiplication in some way that maps well to a SIMD architecture. The instruction sets we have examined (Table 3 ) deal with this in several ways:
1. reduction 2. even/odd 3. truncation 4. higher precision result register.
3.1.4.1. Reduction. Reduction sums result vector subelements to produce fewer result values, and is useful because it is essentially a multiply-add; the core operation in digital signal processing. All that is needed is to ensure efficient processing is that the operands are arranged correctly to make the accumulation work. On Intel's MMX the pmaddwd instruction performs the operation depicted in Fig. 2. 3.1.4.2. Even/odd. AltiVec takes a different approach to dealing with the multiplication result width problem. It supports selectively multiplying either the even or odd elements of the source registers such that the full width results fit in the destination register. This does put a small extra burden on the programmer to take the unconventional result ordering into account (only even or odd elements in a given result register). On AltiVec, this is easily undone with a mix or data shuffle operation as soon as both even and odd results have been computed.
3.1.4.3. Truncation. Truncation predefines a set number of result bits to be thrown away. This primarily has application when multiplying n-bit fixed point values with fractional components which together take up a total of n-bits of precision. Prescaling of one or both of the operands may be needed to meet this criteria. For example, if we want to multiply each element of a vector of S(15.0) fixed-point (integer) values by the coefficient ffiffi ffi 2 p Z 1:414, we can use an instruction such as MMX's pmulhw. Recall that our notation S(a.b) refers to a signed 2's complement integer requiring aCbC1 bits of precision. In our example, we will use a S(3.12) representation for the coefficient: 12 We will assume that the vector of 16-bit integers we wish to multiply by ffiffi ffi 2 p Z 1:414 by is:
The pmulhw instruction truncates the result between the 15th and 16th bit positions of the internal 32-bit result, discarding the lower 16-bits. For this reason, we need to pad the operands with four extra bits so that the sum of the fractional bits in both multiplicands will equal 16 bits (thus the result will be scaled correctly and minimal precision will be lost). The S(3.12) fixed point coefficient 5793 would exceed the 16-bit signed range of K2 15 /C2
15
K1 if it was preshifted left by four bits, so instead the second multiplicand must be preshifted by left four bits. This can be accomplished through MMX's psllw instruction:
After shifting, the operation with pmulhw would be:
where the real numerical result when multiplying by the approximation 5793/2 12 would be:
and the actual arithmetic result of multiplying by ffiffi ffi 2 p carried out to infinite precision would be:
Note that there was some initial loss of precision in quantizing ffiffi ffi 2 p Z 1:4142135 since 5793/2 12 Z1.4143066. The other source of lost precision is due to the fact that The accumulator is a shared resource, and as such has a tendency to limit instruction level parallelism. We found that the existence of only a single accumulator was a severe handicap to avoiding data dependencies. On a nonaccumulator but otherwise superscalar architecture it is usually possible to perform some other useful, non-data dependent operation in parallel so that the processing can proceed at the greatest degree of instruction level parallelism possible. On MDMX all computations which need to use the accumulator must proceed serially. In the MPEG decode add_block( )kernel function listed as Algorithm 4, the bottleneck is quite evident. There is no data dependency which would prevent us from starting to process four new elements every cycle in a pipelined implementation. Unfortunately, there is a resource conflict. Packing and clamping operations in MDMX are performed from the accumulator with the rx.fnt instruction.).
In this example, it is possible to circumvent the accumulator problem by synthesizing the clamping operation with the min.fmt and max.fmt register-only instructions, thus avoiding the accumulator bottleneck. This work around costs two extra instructions and two extra registers to hold the maximum and minimum values we wish to clamp to. (See Algorithm 5). Placing exclusive functionality in the accumulator creates unnecessary bottlenecks and thereby inhibits instruction level parallelism. In general, any architectural feature which is not separately and independently available wherever it might be needed has the potential to be a bottleneck.
Multiplication primitives.
A potential problem with the VIS architecture is that it does not actually include full 16-bit multiply instructions. Instead it includes primitives, the results of which must be combined (see Algorithms 6 and 7).
The disadvantage of dividing an operation into several instructions is that it increases register pressure, decreases instruction decoding bandwidth and creates additional data dependencies. Sun's VIS was the only multimedia instruction set with multiplication operations that do not directly support 16-bit operands. The reason for dividing up 16-bit multiplication in this way was to decrease die area. Not providing a full 16!16 multiplier subunit cut the size of the arrays in half [49] .
Shifts
It is a widely known optimization shortcut in binary arithmetic that a multiplication by an integer number N, which is a power of two, can be accomplished by a left shift of the other operand by log 2 N bits. Division by the same class of integers can be performed in the same way, except that a right shift is used. This substitution is often a performance gain because a shift operation typically has a much lower latency than multiplication. Shifts are also needed for proper data alignment at the bit level of granularity, as opposed to the byte or higher level granularity most communication operations work with. The shift operations available on each platform are compared in Table 3 .
3.1.5.1. Synthesizing multiplication. Although HP's multimedia instruction sets do not include partitioned multiplication, they do implement packed shift and add instructions, which can be used to synthesize multiplication by fractions with or without small integer components. Because the same shift amount is applied to each packed element, this substitution is only viable on a SIMD architecture when multiplying all the subwords by the same constant. Although this criterion can often be met in multimedia applications, we found that programming shift-add combinations in place of multiplications made the job of assembly level programming considerably less flexible, more time consuming and more error prone. More importantly, this approach constrains the way in which data parallelism can be exploited.
3.1.5.2. Graphics status register. Sun's VIS architecture does not include partitioned shift instructions, but does include a graphics status register (GSR). This register has a 3-bit addr_offset field which is used implicitly for byte granularity alignment, as well as a 4-bit scale_factor field for packing/truncation operations. Like other architectures, Sun included partitioned 8-bit and 32-bit integers as supported data types. What is unusual is that the 16-bit partitioned data type assumes a fixed point number with some fractional component (S(a.b) rather than S(a.0) as is more typical). This has important ramifications for other 16-bit operators. Pack operations work by first left shifting an element by the number of bits specified in the scale_ factor field of the GSR and clipping at some implicit binary point. For the signed 16-bit to unsigned 8-bit pack operation, the implicit binary point is between bits 6 and 7 of each element, so if 16-bit S(15.0) integers are the actual data type, it is necessary to place 0!7 in the scale_ factor field of the GSR before executing the fpack16 instruction.
As is often the case with shared, singular resources, the VIS GSR turns out to be a serializing bottleneck. All the data scaling functionality and alignment functionality is pushed through the GSR. Because VIS lacks partitioned shift operations, we found ourselves synthesizing such operations with the packing and alignment operations where no other algorithmic path was possible. We found that even with careful planning of packing and alignment operations it was often necessary to write to the GSR several times in each iteration of the loops of our multimedia kernels. The serializing effect of this singular resource prevented VIS operations from proceeding at the full possible degree of parallelism. To see this in action, consider the initial step of the color space conversion kernel which converts from band-interleaved to a more SIMD-friendly band-separated pixel form in Algorithm 8.
We will first explain what this kernel does and then come back to our discussion of the problematic GSR. Pixel data consists of one or more channels or bands, with each channel representing some independent value associated with a given pixel's (x, y) position. A single channel, for example, represents grayscale. A three channel image is typically color, while a more uncommon four channel image is also color but with the extra channel encoding some extra parameter (e.g. transparency). All the imaging and video algorithms which we looked at worked with three-band color image data, such as shown in Fig. 3 .
The band data may be interleaved (each pixel's red, green, and blue data are adjacent in memory) or separated (e.g. the red data for adjacent pixels are adjacent in memory). In image processing algorithms such as color space conversion we operate on each channel in a different way, so band separated format is the most convenient for SIMD processing. Unfortunately, a lot of image data is stored in band-interleaved format, so it is often necessary to convert between the two. In the color conversion code fragment, each shift operation requires a write to the GSR, with each following instruction depending on the contents of the GSR to operate correctly. This is unfortunate because explicit writes to the GSR stall the processor (6 cycles in the case of UltraSPARC I) [39] . If true shift operations (in this case, simply full register, 64-bit shifts) had been included in VIS, a new shift could begin each cycle, assuming a pipelined implementation.
Data communication operations
SIMD instructions perform the same operation on multiple data elements. Because all the data within a register must be treated identically, instructions with the ability to efficiently rearrange data bytes within and between registers are crucial to efficiently utilizing a SIMD instruction set; we hinted at this earlier when discussing reducing multiplication operations. We refer to these types of instructions as data communication operations. The solutions of the various existing multimedia instruction sets are presented in Table 4 . These operations are data type independent (they do not depend on knowing how a field of bits is to be interpreted), and so can be shared between partitioned integer and floating point data types assuming the same registers are used for both representations (for example, as in AMD's 3DNow!).
Interleave type communication instructions (also referred to as mixing, unpacking or merging) merge alternate data elements from the upper or lower half of the elements in each of two source registers. Align or rotate operations allow for arbitrary byte-boundary data realignment of the data in two source registers; essentially a shift operation that is done in multiples of 8-bits at a time. Both interleave and align type operations have hard coded data communication patterns. Insert and extract operations allow for a specific packed element to be extracted as a scalar or a scalar value to be inserted to a specified location. The desired element location is typically specified as an immediate value encoded in the instruction.
Shuffle (also called permute) data communication operations allow greater flexibility than those operations with fixed communication patterns, but this added flexibility requires that the communication pattern be specified either in a third source register or as an immediate value in part of the instruction encoding. Instruction set architects have taken two approaches: either a set of predeflned communications patterns can be provided, or full arbitrary mapping capabilities can be implemented. MIPS' MDMX uses a predefined set of eight 8-bit wide shuffles, and eight 16-bit wide shuffles to implement a partial shuffle operation (a canonical set of communication patterns is not provided). Hewlett Packard's mix instruction is able to achieve full shuffles for the four 16-bit elements packed within a 64-bit register because there are 4 4 Z256 possible ways to map the input values. This requires dlog 2 (256)eZ8 bits to encode, Instead, AltiVec offers a three operand format for shuffling in which the first two specified vectors are concatenated, and the bytes of the resulting 256-bit double register data has its bytes numbered as shown in Fig. 4 . Each element in vC specifies the index of the element in the concatenation of vA and vB to place in the corresponding element of vD.
Although a full shuffle operation as is found in Motorola's AltiVec is extremely powerful, and is a superset of any other data communication operation, it is costly in terms of register space because every required data communication pattern must be kept in a register. It also increases memory bandwidth requirements to load the communication patterns from memory to registers. In practice, we found that simpler interleave and rotate operations could be used in place of full shuffles in many, although not all cases. The sufficiency of simpler data communication operations is also dependent on the vector length employed. For example, 128-bit AltiVec vectors contain eight elements, while a shorter extension such as Intel's 64-bit MMX contain only four of the same type of element. This means that simple data rearrangement operations (e.g. merge) cover a relatively larger fraction of all possible mappings in the case of the shorter vector length.
Data rearrangement operations which communicate between two registers can provide useful single register functionality when both source operands are set to be the same register. In addition, the functionalities of interleave, shuffle and align operations are certainly not exclusive. For example, the interleave operation on MIPS' MDMX is done through one of the provided communication patterns of the shfl (partial shuffle) instruction. Unpack or interleave operations can also function as data width promotion for unsigned values if one of the source operands is zero.
To see the importance of data communication operations, consider a two dimensional discrete cosine transform (DCT). Such a transform is efficiently computed as 1D transforms on each row followed by 1D transforms on each column. A SIMD algorithmic approach requires that multiple data elements from several algorithmic iterations be operated on in parallel for the greatest efficiency. This is straight forward for the 1D column DCT, since the corresponding elements of each column are linearly adjacent in memory, thus several columns can be operated on in parallel without rearranging the data as read from memory. A 1D row DCT is more problematic since the corresponding elements of adjacent rows are not adjacent in memory. It is possible to transpose a matrix making corresponding 'row' elements adjacent in memory, perform the desired computation, and then transpose the matrix again (if needed) to put the resulting data back in the correct configuration. An example of a matrix transposition through SIMD data communication instructions for Motorola's AltiVec is shown in Algorithm 9.
Width and type conversion
Data width promotion and demotion operations are critical to making a multimedia instruction set applicable to as many different applications as possible. Without a way to convert data between the formats used for storing the data and for operating on the data, SIMD computation cannot proceed efficiently. Although many multimedia data types are small integers (typically 8 or 16 bits), computations on these values often require greater precision. Also, many of the architectures offer operations on partitioned floating point in addition to partitioned integers. Thus, data conversion is a common operation. Supported width and type conversion operations of the examined architectures are listed in Table 5 .
Pack or width demotion operations convert a larger width data type to a smaller width one either through truncation or by first clamping the values in question to the range of the smaller data type. Unpack or width promotion operations go the opposite direction, and so require no clamping, although the type of sign extension (zero extend or sign extend) is important. Unsigned unpacking can often be accomplished by utilizing the functionality of interleave or shuffle data communication operations. Saturating packs first clamp the input value to the range of the output data type, while truncating pack operations assume that the input values will fit in the output data type's representable range. Packing with truncation can similarly be done through data communication operations. Few architectures support signed packing and unpacking, although signed unpack can be accomplished somewhat awkwardly through a signed multiplication by 1, since the product will be twice as wide as the operands. DEC MVI's pack and unpack operations are limited to truncation and zero extension, respectively, so signed values are not possible except when packing. HP's MAX depends entirely on its permute and mix instructions for width and type conversion. On HP's MAX-1/MAX-2 architecture, partitioned 8-bit operations were considered, but rejected due to insufficient precision. What this overlooks is that fact that even though many intermediate computations require greater precision than 8-bits, many types of video and imaging data are stored this way in existing multimedia file formats. Thus, packing and unpacking to and from 8-bit precision is a very common operation which is not supported in hardware, making HP's extensions inefficient at processing this type of data. The conclusion to be drawn from this is that all data types that occur in multimedia should be supported for packing and unpacking even for those widths not directly supported by arithmetic operations. It should always be possible to convert to a width that is supported for computation. U8/U16* U8/U16* The prefix 'S' indicates a signed operation, 'U' an unsigned operation, 'FP' a floating point operation, and no prefix indicates that an operation works for both signed and unsigned integer values. Saturating pack operations first clamp the input value to the range of the output data type, while truncating pack operations assume that the input values will fit in the output data type's representable range, and so simply truncate the input bits to the correct width. (*) designates operations derived from data communication operations.
Floating point
Within the Berkeley Multimedia workload, 3D graphics, MPEG audio coding and speech recognition applications all contain floating point intensive kernels. Most traditional scalar floating point architectures support single precision (32-bit) and double precision (64-bit) data types. Single precision is generally sufficient for all but numerical scientific applications requiring great precision. Intel's SSE2 and SSE3 are thus far the only extensions to offer packed double precision floating point operations, and are targeted at applications beyond the domain of multimedia. A SIMD approach to floating point is useful, although it does not offer as much potential speedup as integer SIMD.
Cyrix, DEC, Hewlett Packard and Sun currently do not offer packed floating point capabilities. Basic arithmetic functionality (add, subtract, multiply) is included by in all architectures supporting packed floating point extensions (AMD's 3DNow, Intel's SSE, and Motorola's AltiVec). These operations are generally useful on both audio and 3D applications. We found multiply-accumulate operations to be useful when implementing the fast Fourier transform, which is found in the LAME MPEG-1 layer III audio encoding and Rasta speech recognition applications. It was also useful in the synthesis filter bank kernel from the mpg123 MPEG-1 layer III audio decoding application.
Square root/reciprocal approximation
Beside basic arithmetic functionality, all the floating point extensions include some form of reciprocal approximation and square-root approximation. These operations are targeted at the 3D geometry pipeline. A kernel derived from the Mesa source code (Mesa is an open source implementation of SGI's OpenGL API) is listed in Algorithm 10. Both the square root and reciprocal function can be seen to be central to this kernel.
Function approximation instructions are typically implemented as hardware lookup tables, returning k-bits of precision. In Intel's SSE, for example, approximate reciprocal (rcp) and reciprocal square root (rsqrt) return 12-bits of mantissa. Full IEEE compliant operations return 24-bits of mantissa. Intel's SSE supplies the full precision but slower divide (div) and square root (sqrt) instructions, as well as full double precision (but no fast double precision approximations) in SSE2. None of the other architectures include full precision instructions, as the Newton-Raphson method can usually be employed where greater precision than the approximated value is required. One iteration of the Newton-Raphson method on a 12-bit precise approximation returns a 22-bit precise result [46] . Motorola's AltiVec also returns 12-bits of precision for both the reciprocal and reciprocal square root approximation instructions. AltiVec also includes approximate log 2 and exp 2 instructions, which find application in the lighting stage of a 3D rendering pipeline.
AMD's 3Dnow! and MIPS' MIPS-3D extensions include instructions to automatically utilize the Newton-Raphson method to make initial approximations more precise. Intel's SSE architecture includes no such instructions nor does Motorola's AltiVec, but both point the programmer to using the Newton-Raphson method for greater precision. AMD's 3DNow! returns 14-bits of precision for the reciprocal approximation (pfrcp) instruction and 15-bits for the reciprocal square root approximation (pfrsqrt) instruction. The Newton-Raphson iteration instructions of 3Dnow! return full (24-bit) precision, so full precision versions of these operations are unnecessary. It should be noted that the AMD reciprocal and square root estimation instructions are actually scalar operations-only the lower element of a packed single precision register is used, with the scalar result being placed in both the top and bottom packed elements of the destination register. Intel's SSE, on the other hand, is a true vector operation, as it operates on each of the four specified packed single precision elements, computing four results in parallel.
Exceptions
Exception handling has the same problem dealing with packed values as overflow and other instruction stream dependencies on data within SIMD architectures. Checking result flags or generating an exception from a packed operation requires considerable time to determine which packed element caused the problem. For this reason, AMD's 3DNow! instructions take the view that packed instructions should never raise exceptions. In multimedia applications there is little desire for hardware status and exceptions at the expense of lower real time performance. Like saturating integer arithmetic, AMD's implementation of 3DNow! generates properly signed maximum representable numbers in the case of numeric overflow, and flushes results to zero in underflow situations [37] .
Motorola's AltiVec does not report IEEE floating point exceptions, although of course the regular scalar floating point instructions are IEEE compliant and report all appropriate exceptions. In most cases where an exception might be raised it is possible to fill in a value which will give reasonable results in most applications. This is similar to saturating integer arithmetic where maximum or minimum result values are substituted rather than checking for and reporting positive or negative overflow. This speeds execution because no error condition checking need be done. In the case of AltiVec, default values for all floating point exceptions are as specified by the Java Language Specification.
Intel's SSE and SSE2 include a control/status register (MXCSR) to mask or unmask packed floating point numerical exceptions, set rounding modes and check status flags (if any numerical exceptions have occurred). By default, all numerical exceptions are masked. The status flags are 'sticky', and can only be cleared by writing zeros to their locations in the MXCSR. The numerical exceptions include the precompute exceptions Invalid Operation, Divide by Zero and Denormal Operation, as well as postcompute exceptions Numeric Overflow, Numeric Underflow, and Inexact Result.
When an exception occurs in an SSE instruction the actual element that caused the exception is not reported and neither of the 64-bit micro-ops retires (writes a result to the destination register) in a 128-bit instruction. MIPS-V takes a similar approach in dealing with exceptions which occur during the processing of its paired floating point format. Exception flags from both packed elements are combined together and the hardware makes no effort to determine which element caused the exception.
Rounding
Intel's SSE (and SSE2/SSE3) offer two modes of rounding: IEEE compliant and another, faster, flush to zero (FTZ) mode. Flush to zero (FTZ) clamps to a minimum representable result in the event of underflow (a number too small to be represented in single precision floating point). Most real time 3D applications use the FTZ rounding mode since they are not particularly sensitive to a slight loss in precision [46] . 3DNow! supports only truncated rounding (round to zero). Fully compliant IEEE floating point supports four rounding modes.
Motorola's AltiVec offers two modes for floating point. An IEEE compliant mode and a potentially faster non-IEEE compliant mode. All AltiVec floating point arithmetic instructions use the IEEE default rounding mode of round to nearest. The IEEE directed rounding modes are not provided. Instructions for explicitly rounding towards minus infinity, nearest integer, positive infinity or zero are included for converting from floating point to integer formats.
Scalar operations
Intel was the only vendor to explicitly add scalar floating point operations along with their packed floating point extension, duplicating the existing x87 floating point capabilities. This was done to aid clean up at the end of a strip mined loops without reverting to the cumbersome stack-based x87 floating point available on the Pentium III. In addition, results generated via x87 floating point operations can potentially differ from SSE floating point results because x87 FP computations are carried out in 80-bit precision, while SSE utilizes 32-bit operations or 64-bits in the case of SSE2. Masked (selective) operations allowing for any element of an SSE floating point register to be disabled or enabled during computation were also considered, but rejected for design complexity and lack of compelling applications [47] . The AMD Athlon processor also of course supports x87 floating point, but does not implement a separate set of 32-bit scalar floating point instructions. None of the other vendors found it necessary to add scalar floating point operations, as their existing floating point designs do not suffer from the aforementioned x87 deficiencies.
Polymorphic operations
Polymorphic operations are those for which the same instruction can be used independently of the partition width (bit-wise operations). Table 6 briefly summarizes these types of operations present on the architectures we have examined.
DEC's MVI and Hewlett Packard's MAX-1 and MAX-2 include no additional logical or other bit-wise operations because they are implemented on the integer data paths of their respective architectures. The integer data paths already offer considerable bit-wise and logical functionality so additional instructions are unnecessary. MIPS-V (as well as MIPS-I through MIPS-IV) does not include logical or other bit-wise operations on the floating point data path. Only MDMX defines these operations on the MIPS floating point data path.
ANDN and ORN refer to bitwise AND and OR operations, respectively in which the complement of one of the source registers is used as one of the operands. The combination of AND and ANDN operations is useful for working with bit masks since we often want to use the bit mask to select some data elements from one register with AND and then select elements with the reverse bit mask from another register using ANDN. Both results can then be merged with an OR or addition operation. The operation of zeroing a register is easily synthesized through an exclusive or operation between source operands taken from the same register.
Comparisons and control flow
Operating on multiple data elements in parallel can be problematic if a computation should only be performed if an operand value passes some conditional check. Most interesting computational loops exhibit some sort of control flow variation. Conventional single condition code flags are meaningless for the results of packed operations, and control flow through software (e.g. check each operation separately) defeats the attempted extraction of data parallelism [31] .
Traditional SIMD architectures with multiple parallel processors performing the same operation on separate data elements simply disable the necessary processing elements for portions of computation. Contemporary SIMD within a register architectures do not support disabling arbitrary fields. Hardware designers have so far taken two approaches to this problem: bit vector flags and bit masks. An overview of the types of partitioned comparison and control flow operations supported by each architecture is given in Table 7 .
Element masks
An element mask is a vector in which each packed element contains either all 1's or all 0's. Compare operations result in an element mask corresponding to the length of the packed operands. For example, the result of a comparison between packed 16-bit values using the Intel MMX pcmpeqw instruction results in a 64-bit wide element mask containing four 16-bit subelements, each consisting either of all 1's (0xFFFF) where the comparison condition is true or all 0's (0x0000) when it is false. These masks are then used in conjunction with logical operations such as AND, ANDN and OR to achieve the desired conditional assignment. Element masks are by far the most popular means of packed comparisons because they allow for computation to continue without any disruption of actual control flow-the instruction stream is not data dependent, only the result.
Bit vectors and partial stores
Another approach to control flow is the generation of bit vectors, in which a single bit represents the result of a comparison for each element. Bit vectors are typically used in conjunction with partial store operations to generate the desired result in memory. An inverted version of the bit vector is then used to partially store the remaining (noncomputed) elements if necessary; the uncomputed version may already exist in memory. Depending on timing, successive stores to portions of a word may be combined in a store buffer and therefore may not generate separate bus transactions [39] .
MIPS' MDMX implements eight comparison bits (only four bits are used when comparing 16-bit values) for comparing unsigned bytes much like traditional integer or floating point comparison flags. MMX supports both element masks and bit-vectors with partial stores. This is done through instructions that convert a mask to a bit vector and copy the result to an integer register. Sun's VIS takes a similar approach, but writes a bit vector (each bit indicates the true/false result of the comparison between the corresponding elements in two partitioned source registers) resulting from packed comparisons to an integer register. This bit-vector is subsequently used for partial store instructions to indicate which packed elements should be ----FP32,FP64  --16,32  O  S8,S16,S32,  FP32   S8,S16,S32  --S8,S16,S32,  FP32,FP64   FP32  U8,U16,U32,S8,  S16,S32,FP32 S16,S32
Integer comparison operations are either sign independent or denoted as signed (S), or unsigned (U), with the width of the packed data type in bits indicated. Floating point (FP) comparisons are also listed for both single (FP32) and double (FP64) precision. The '?' comparison checks if operands are ordered (?) or unordered (!?)-this is further explained in [44] .
stored to a given memory address. Sun's VIS depends entirely on bit masks with partial stores for comparisons. The disadvantage of only having partial store operations to utilize the results of comparisons is that extra memory traffic is generated, especially in cases where the comparison result must be reloaded for further computation.
Although not all types of comparison tests are supported by every architecture, it is usually possible to synthesize any required type of comparison operation from another by reversing the operands: ðxRKw; x% wÞ Z jxj % w ðyRKw; y% wÞ Z jyj % w ðzRKw; z% wÞ Z jzj % w A compare absolute value instruction (CABS.cc) is part of the MIPS-3D instruction set, and can compares the absolute values of two packed registers. So, two CABS comparisons must be issued to cover a triplet of x, y, and z values. Comparing absolute values has the advantage of setting only three condition code bits (as opposed to six). This allows for a specialized branch instruction like bc1any4f (branch if any one of four consecutive comparison code bits are false) to branch and begin computing the clipping of the next vertex if no clipping occurred for the current vertex. Motorola's AltiVec also introduces a specialized comparison for clip checking called a bounds comparison (vcmpbfpx) which is similar to the MIPS-3D method, except that a two-bit vector is generated for each element. Because the AltiVec extension is 128-bits wide, all three comparisons (x, y and z compared to w) can be done with a single instruction. In many multimedia algorithms, there are several levels at which data parallelism can potentially be exploited. For example, within the DCT for MPEG decoding, we can operate at any level from elements within a block to macroblocks to pictures. The only problem is that on SIMD architectures, load and store operations work only with adjacent elements in memory. Parallel computers have in the past offered architectural features such as strided loads and stores. AltiVec comes closest to this by implementing strided prefetching, which we will discuss shortly. Even so, there is considerable overhead involved when using data communication (rearrangement) operations to assemble otherwise non-adjacent data elements together.
The AMD, Cyrix and Intel architectures are unlike the others in our study in that they are CISC, and therefore allow complex addressing modes such as having one instruction operand in memory. When programming for these architectures, it is rare to use an explicit load or store instruction, as this would reduce instruction decoding bandwidth (requiring at least one additional instruction) and increase register pressure because of the need to explicitly retain an operand in a register before computation (only eight registers are available) [4] . Explicit load and store instructions can be useful when scheduling memory operations far ahead of computation to hide memory latency (in the absence of prefetch instructions) for these architectures.
3.5.1.1. Alignment. An aligned memory access is one that accesses a 2 N byte size data element at an address in which the lower N bits are all zeroes. Alignment is generally important on all architectures for performance reasons, as unaligned accesses typically suffer a significant performance penalty or cause a run time exception, depending on the behavior specified by the architecture. Intel's MMX does not require the programmer to specify alignment; instead the hardware deals with alignment issues transparently such that access to unaligned addresses simply have a higher latency than for aligned addresses. During the design of SSE, Intel found that software vendors preferred being alerted to misalignment of load/store data via an explicit fault. For this reason, all computation instructions in SSE that use a memory operand must access data that is 16-byte (128-bit) aligned. Unaligned load/store instructions are also provided for cases where alignment cannot be guaranteed [46] . Such a situation occurs when in the motion compensation step of MPEG video coding, unaligned memory access is needed depending on the motion vector [24] , as the addresses of the reference macroblock can be random depending on the type of motion search being performed.
The AltiVec instruction set architecture does not provide for alignment exceptions when loading and storing data. Alignment is maintained by forcing the lower four bits of any address to be zero. This is transparent to the programmer, so the programmer is responsible for guaranteeing alignment so that the correct data is loaded or stored. We agree with the software vendors that Intel interviewedit is better that performance and correctness issues due to alignment be made explicit. The loading of incorrect data due to a mistaken assumption about alignment would be an extremely difficult and possibly intermittent bug to track down.
3.5.1.2. Array addressing. Sun's VIS includes two sets of instructions for accelerating multimedia operations with sophisticated memory addressing needs. The first, edge8, edge16, and edge32, produce bit vectors to be used in conjunction with partial store instructions to deal with the boundaries in 2D images. The second group of addressing instructions include array8, array16 and array32 which find use in volumetric imaging (the process of displaying a two dimensional slice of a three dimensional data). An array instruction converts (x, y, z) coordinates into a memory address. The Berkeley multimedia workload does not include any volumetric imaging applications, so it is unsurprising that these instructions found no utility in our workload. It is unclear if these operations would find greater utility in a broader workload.
Prefetching
Prefetching is a hardware or software technique which tries to predict data access needs in advance, so that a specific piece of data is loaded into the cache from the main memory before it is actually needed by an application. Programmers and compilers have, and do, use dummy load instructions to achieve prefetching functionality, but at the expense of possibly blocking other (necessary) loads as well as added register pressure since any load must have a target register. Also, load instructions can cause TLB misses and page faults, which may not be acceptable. This form of prefetching is inferior to true software prefetch instructions, which use special purpose instructions to fetch data into the cache from main memory without blocking true load/store instruction accesses. They also do not waste registers on dummy targets, and do not cause exceptions. Unlike hardware prefetching which is performed automatically by the memory subsystem, software prefetching has the overhead of additional instructions which prefetch only when they are executed.
Memory access types can be divided into three classes: temporal (data that will be used again soon), spatial (data from adjacent locations will be used soon) and nontemporal (data which are referenced once and not reused). Data that will only be read once need not be copied into the L2 cache. Data that will not be needed immediately, but should be loaded to reduce latency, can be loaded only into the L2 cache. Data that will be referenced several times may need to be loaded into both the L1 and L2 cache levels, depending on the intervening data references. Indicating the expected type of temporal and spatial locality to the hardware from software is known as a cache hint. Cache hints are often implicit functions of load and store instructions which indicate to the memory subsystem the type of memory access. The memory system can then determine at what cache level the data should be loaded, at what initial MESI state to set a cache block, or if a data element will not be reused, the data cache hierarchy can be bypassed entirely.
On the UltraSPARC architecture, prefetch instructions were introduced to the SPARC v9 instruction set architecture before actually being implemented on a processor. The Sun UltraSPARC I processor treats prefetch instructions as nops. Because prefetch instructions do not update any architectural state it is possible for an UltraSPARC processor which does not support prefetching to correctly execute a program containing prefetch instructions. Sun did this to keep from stratifying the UltraSPARC architecture according to which processor model code is targeted for. UltraSPARC II does support prefetch operations, and allows for up to three simultaneous outstanding cache miss requests and two cache write back requests.
Hewlett Packard's PA-RISC architecture supports prefetching for reading and writing. Prefetch instructions are encoded as normal load and store operations with a target register r0 (always zero, discards writes). All load and store instruction support a cache hint for temporal locality (no data reuse), so this can be used in combination with prefetch.
DEC's prefetch implementation is not part of their MVI multimedia extension, but rather part of the Alpha architecture in general. A prefetch instruction (fetch) gives a hint to the hardware to prefetch a 512-byte aligned block of data. Prefetching for writing is accomplished through the fetch_m instruction. The Alpha architecture also provides a cache hint instruction (wh64) to indicate that a 64-byte block of data will not be read again but will be written to soon. This allows the cache to allocate resources for the block of data without reading it from memory (avoiding the necessity of reading what would just be overwritten anyway).
Determining the ideal location for prefetch instructions in a piece of code depends on many architectural parameters, including the amount of memory to be prefetched, cache latency, system memory latency, and intervening computation time. If the time between when a prefetch is issued and the time it is used is too short, the prefetch will not effectively hide the latency of the fetch behind computation. If the prefetch is too far ahead other data may dislodge it from the cache hierarchy before it can be used, wasting the prefetch operation. Excessive prefetching squanders memory bandwidth and instruction decoding throughput, and results in lowering performance rather than improving it [45, 50] .
Intel provides an equation for estimating prefetch distance on the Pentium II processor, but cautions that the parameters given are for 'illustration only.' [15] (It is not clear how some of these parameters can be determined accurately by the end programmer.) The prefetch scheduling distance, psd, in loop iterations, is defined:
where (Intel's sample parameters are placed in parentheses): In AMD's 3DNow!, the prefetch for write instruction (prefetchw) sets the cache line MESI state of the prefetched data to modified. [4] states that this can save an additional 15-25 cycles for write only data in comparison to the prefetch for read instruction (prefetch), which sets the cache line MESI state to exclusive. [4] also provides an equation for estimating the appropriate prefetch distance:
where DS data stride bytes per loop iteration C number of cycles for one loop iteration to execute entirely from the L1 cache Of all the architectures examined, Motorola's AltiVec provided the most innovative and most powerful prefetch mechanism. Rather than issuing an explicit prefetch instruction for each desired data prefetch, a single data stream touch instruction (dst) is issued indicating the memory sequence or pattern that is likely to be accessed soon before the access is to take place. We will refer to this hybrid of hardware and software prefetching as software directed prefetching to indicate that a separate prefetch instruction need not be issued for each data element. A data stream is defined by:
effective address address of the first unit in a sequence unit size number of quad words (128-bits) in each unit count total number of units in a sequence stride number of bytes between the effective address of one unit in the sequence and the next.
A dst instruction specifies the starting address, a block size (1-32 vectors, where a vector is 128-bits long), a number of blocks to prefetch (1-256 blocks) and a signed stride (K32768.C32768). A 2-bit tag indicates the stream ID, so up to four concurrent data streams are possible, although the available data bandwidth would likely be saturated trying to prefetch four streams at once with current implementations. Hardware optimizes the number of cache blocks to prefetch so it is not necessary for the programmer to know the parameters of the cache system. A stream is fetched either until all the requested blocks have been brought into the cache or another dst instruction is issued with the same tag ID.
A data stream touch instruction (dst) implies to the hardware that the requested data will exhibit a high degree of locality. Other flavors of dst indicate transient data (dstt) or a read once situation, and' touch for store (dstst), which rather than placing a cache block in a state most efficient for reading, sets it for writing. A fourth instruction allows for transient stores (dststt). Because unnecessary prefetching is wasteful of bandwidth, software can stop any tag ID's associated prefetch operation with the data stream stop instruction (dss) or all streams with dssall.
Unlike other variations of software prefetching, the stream construct eliminates the instruction issue overhead as well as the problem of determining the optimal prefetch distance. And, unlike software prefetching, all the required parameters are easily accessible to the programmer because they are only those characteristics which describe the memory access pattern (unlike parameters such as the memory system's latency or processor's issue width or instruction latency).
Unfortunately, using AltiVec's data stream mechanism is not quite as clean as it initially might seem. Motorola suggests 'short frequent dst instructions' because a prefetch stream is restarted automatically after an exception. Process task switching can possibly cause a new process to prefetch according to prefetch streams set up for the prior process, so it is not advisable to issue a single dst instruction to completely cover a large data stream. There are a finite number of streams (four in the case of the MPC7400 processor). It is typically the responsibility of the operating system to manage access to limited or shared resources, but AltiVec does not specify a mechanism for reading the state of an outstanding prefetch operation. For this reason operating systems typically cancel any outstanding streams when switching tasks, but have no way to intelligently restart them when the task is switched back in. Otherwise, if several multimedia (or other) applications were to use data streams concurrently performance could be degraded because of the contention for system resources.
Programming with SIMD
Simply including a multimedia extension on a general purpose processor is not in itself a solution to handling multimedia workloads. A powerful SIMD multimedia instruction set is worthless without the means to utilize it.
Shared libraries
One of the simplest ways to improve application performance through SIMD instructions is to rewrite shared system libraries with them. Existing applications can immediately take advantage of the new instructions without recompilation. However, performance will not improve unless an application already calls or is modified to call the appropriate system functions. Even if the appropriate functions are used, data must be formatted as specified by the API [27] . Often there is a mismatch between the functions available in a library and what the target application requires to be efficient.
Macros
Macros are high level language 'wrappers' which programmers utilize to use multimedia instructions like function calls within their C or CCC code. The advantages to this approach are that the compiler rather than the developer performs machine specific optimizations such as instruction scheduling and register allocation, and the added level of abstraction means that code can be transparently recompiled for use on platforms without multimedia extensions by replacing macros with their high level language equivalents. [9] found that programming C applications with multimedia instruction macros was difficult, likening it to typical DSP (assembly) coding. Additionally, [1] found that upon examining output of the SPARCompiler (v5.0), that the instruction scheduling of expanded macro code is poor and that macros can inhibit a compiler's most aggressive optimizations.
Compilers
Ideally, high level language compilers would be able to systematically and automatically identify parallelizable sections of code and generate the appropriate SIMD instructions. SIMD optimizations would then not just be limited to multimedia applications, but could be more generally applied to any application exhibiting the appropriate type of data parallelism. The lack of languages which allow programmers to specify data types and overflow semantics at variable declaration time has hindered the development of automated compiler support for multimedia instruction sets [10] .
Assembly language
The most effective method of programming with multimedia extensions is through hand-coding by expert programmers, just as in DSP approaches [24] . Although this method is more tedious and error prone than the other methods that we have looked at, it is available on every platform, and allows for the greatest flexibility and precision when coding. We chose to program exclusively in assembly language for our comparison of multimedia instruction set performance in [44] for these reasons.
Summary
This work has surveyed the field of multimedia instruction set extensions for general purpose processors. We will now summarize the general conclusions we have drawn about multimedia instruction set designs.
Singular resources
Resources that are highly utilized should be duplicated to allow for parallel instruction execution, otherwise a bottleneck is created which prevents the extraction of instruction level parallelism. Although the approach taken with MIPS MDMX and its single 192-bit accumulator register was found to be flawed from this perspective, a multiple accumulator architecture could possibly achieve the latent potential of this idea. We also saw a similar serializing bottleneck in the graphics status register (GSR) which is part of Sun's VIS extension. Sun's inclusion of a GSR was not in itself necessarily a mistake, but the lack of partitioned shift operations, which we have found to be quite important in multimedia algorithms, forced us to use the GSR in a manner that it was not really intended to be used. In general we found that architectural features such as this or the accumulator in MIPS' MDMX are poor from a design perspective because their singular nature tends to serialize instruction execution.
Poor design choices are compounded by the use of split instructions (for example, Sun's multipart partitioned integer multiplication primitives). Dividing an operation into several instructions (which are not otherwise useful in and of themselves) increases register pressure, decreases instruction decoding bandwidth and creates additional data dependencies. Splitting SIMD instructions (which have been introduced for their ability to extract data parallelism) can actually cripple a superscalar processor's ability to extract instruction level parallelism. A multicycle operation can be a better solution than a multiinstruction operation because instruction latencies can be transparently upgraded in future processors, while poor instruction semantics cannot be repaired without adding new instructions.
Data types
We have seen that the data types supported by each architecture vary, especially for very short (e.g. 8-bit signed) and very long (e.g. 64-bit integer or floating point) operations. We have found that arithmetic operations on signed eight-bit data types are not used and should not be included in a multimedia instruction set. Thirty-two bit wide data types are almost exclusively used for accumulationother operations at this width (or wider 64-bit data types) are of lesser importance. Packed, signed 16-bit multiplication is very useful, and is central to multimedia algorithms such as the discrete cosine transform. Full precision floating point and square root operations are not useful for multimedia. Less precise approximations are often sufficient, with the option of utilizing the Newton-Raphson method where more accuracy is desired or required. These observations are based on our experience programming with many different multimedia instruction sets to measure their performance on the Berkeley multimedia workload [44] .
Data communication and data type conversion operations do not perform directly useful computation, but they are necessary to allow for SIMD computations to proceed efficiently. In the case of data type conversion operations, this is because although some data types are not common to the actual arithmetic computation of multimedia algorithms, they may be used for storage and compression. Thus, it is crucial to include a wide set of type conversion instructions. We found in many cases that the lack of the appropriate conversion operation was the limiting factor in making a SIMD implementation effective.
Along with new arithmetic functionality, many multimedia instruction set extensions have also included cache hint and prefetch instructions to exploit the largely predictable memory accesses found in many multimedia applications. The software directed prefetching with hardware assistance as found in Motorola's AltiVec appears to be a much more compelling design than the software prefetching instructions found in the other architectures, as there is much lower overhead involved; fewer prefetch instructions need to be issued.
Error handling
Traditional error handling for issues such as positive/-negative overflow, as well as many floating point exceptions must be dealt with in new ways for SIMD multimedia extensions. This is exemplified in the saturating arithmetic operations that are central to many of the instruction sets. The soft boundaries on precision in most multimedia applications mean that many error conditions (e.g. overflow) and techniques (e.g. fully IEEE compliant floating point rounding modes and exceptions) which slow down computation when dealt with in a strict sense, can be instead corrected automatically in ways that are adequate for the domain of multimedia processing. However, the recent trend towards supporting work-loads other than multimedia applications (e.g. Intel's SSE2 [20] ) may limit the utility of these multimedia specific techniques.
